Abstract: The random telegraph signal (RTS) noise causes important reliability issues. Complex RTS noise is frequently observed by more than two traps. Originally, it is supposed that the capture and emission between these two traps proceed independently. 4-level complex RTS noise was observed and the characteristics of two individual traps were investigated by using two different methods, which are dependent or independent on capture and emission process between two traps. Thus, the capture and emission dependence of one trap on the state of the other trap, which is trapped or de-trapped, is made clear in conventional and high-K metal gate MOSFET.
Introduction
As CMOS devices are down-scaled, the effect of an individual defect on device performances becomes more serious. In sub-micron MOSFET, the RTS noise, which is characterized by discrete switching events of the channel current, is observed through the trapping and de-trapping of conduction carriers in individual interfacial defects [1, 2, 3] . This RTS noise has been reported as reliability issues for various MOSFET devices [4, 5, 6, 7] . Recently, the extremely down scaled devices and FINFETs are using the high-K materials for gate dielectrics. The RTS noise makes the main reliability issues for the high-K devices [8] . The simplest RTS noise observed in MOSFETs is two-level current fluctuation and it corresponds to single carrier trapping and de-trapping by a trap. There are some cases, however, where complex RTS noise is observed which is caused by more than two traps [9] . Conventionally, capture and emission process of each trap, causing complex RTS noise, are supposed to be independent process [10] .
In this study, 4-level complex RTS noise was observed and the characteristics of two individual traps were extracted by using two different RTS noise analysis methods according to the capture and emission dependence of one trap on the state of the other trap, which is trapped or de-trapped, in conventional poly-Si/SiO 2 stacked and high-K metal gate (TiN/HfO 2 /SiO 2 ) nMOSFET samples. Once the vertical (x T ) and lateral (y T ) locations and the difference between the oxide conduction band energy (E Cox ) and trap energy (E T ) of the traps was extracted for investigation of dependence. Fig. 1(a) shows the general 4-level complex RTS noise, causing by two traps. If the capture and emission time of each trap is clearly separated, the difference of the capture and emission time is one of the classification methods. The capture and emission phenomenon of a trap, however, are occurred randomly. In general, the current fluctuations on individual traps are distinguished by the current amplitude. From this signal, originally, the mean capture ( c ) and emission time ( e ) of two traps are extracted by using the assumption of independent ( Fig. 1(b) ) [10] . In this method, the first step is the generation of quantized signal for a current fluctuation by trap1. And then, subtract quantized signal from original signal. This signal is the RTS noise by trap2. If the capture and emission of one trap is the dependent process on the state of the other trap, the signal of the trap2 has to be removed while trap1 is captured for extraction of accurate c and e about the trap2. The concept is shown in Fig. 1(c) . In the proposed method, the capture and emission times of trap2 are extracted only when trap1 is not captured. Note that the RTS noise has to be measured during enough time for guarantee of enough capture and emission time samples for accuracy of c and e . The capture and emission times of trap1 are extracted with the same procedure used in the original method.
Experimental results and discussions
For experiment, the five different planar nMOSFETs have been used. Three samples are the conventional poly-Si/SiO 2 gate stack samples. Each sample has the different geometric parameters. Sample1 has the 110 nm effective channel length (L eff ), 2 µm channel width (W ) and 3 nm gate oxide thickness (T ox ). Sample2 has the L eff % 100 nm, W ¼ 0:12 µm and T ox ¼ 3:7 nm. Sample3 has the L eff % 280 nm, W ¼ 0:32 µm and T ox ¼ 6:9 nm. The others are TiN/HfO 2 /SiO 2 gate stack and the L eff % 100 nm, HfO 2 of 3 nm and SiO 2 of 1 nm as the interfacial layer. These two high-k dielectric samples have different W, the W of sample4 and sample5 is 0.5 µm and 0.3 µm, respectively. The geometric parameters of each sample are summarized in Table I . Fig. 2 (a) and Fig. 3 (a) show 4-level complex RTS noise in sample2 and sample5, respectively. From these signals, the trap1 captured area has to be removed for proposed method and the generated signals are shown in Fig. 2(b) and Fig. 3(b) . For the case of sample4, the 4-level complex RTS noise was measured from gate current as shown in Fig. 4(a) . Recently, the gate current RTS noise from high-k gate dielectric MOSFETs has been reported [11, 13] . The time of high current state is c and the low current state is e on gate current RTS noise that is the same as the drain current RTS noise [11] . For the proposed analysis method, the signal was processed and shown in Fig. 4(b) .
For the analysis of measured RTS noise data from the conventional poly-Si/ SiO 2 gate stack samples the poly gate depletion effect and surface potential variation in strong inversion regime are considered [12] .
In the case of poly-Si/SiO 2 gate stack samples, the RTS noise model with consideration of the two effects is given as follows Where, S and P are the amount of band bending in channel and poly-Si/SiO 2 surface. Also, x T represents the vertical location of trap in the oxide from Si/SiO 2 surface; V G is the gate voltage; k B is Boltzmann's constant and T is temperature. Using the extracted x T information, the lateral location of trap from the source edge (y T ) can be extracted by using (2) .
ð c = e Þ f is the c and e ratio of the drain current RTS noise and ð c = e Þ r is the c and e ratio of the source current RTS noise. For extraction of y T , thus, the source current RTS noise has to be measured. V DS f is the drain to source bias when the drain current RTS noise is measured and V SD r is the source to drain bias when the source current RTS noise is measured. As a final step, the difference between E Cox and E T can be calculated from (3)
Here, ' 0 is the difference between the electron affinities of Si and SiO 2 , V C is the channel potential at the point y T and V C ¼ y T V ds =L eff . And, V FB is flat band voltage. Fig. 5(a) shows the ratio of c and e vs. gate overdrive bias for x T extraction of trap2. For the case of sample3, the c and e ratio slope of extracted from original and proposed method is −10.00 V −1 and −9.884 V −1 , respectively. From the extracted slope and (1), the x T s for trap2 of sample3 can be calculated and the values are 3.04 nm and 3 nm for original and proposed method, respectively. Fig. 5(b) shows the calculated y T and Fig. 5(c) shows E Cox À E T for trap2 of sample3. The calculated values of the y T for trap2 of sample3 are 151.54 nm and 151.21 nm for original and proposed method, respectively. And, the calculated values of the E Cox À E T for trap2 of sample3 are 2.783 eV and 2.784 eV for original and proposed method, respectively. With the same manner, the values of the x T , y T and E Cox À E T can be extracted for sample1 and 2. Fig. 6 (a) and (b) show the whole extracted results for sample1. In the case of the conventional poly-Si/SiO 2 gate stack samples, the difference between original and proposed method is very small. The RTS noise model for TiN/HfO 2 /SiO 2 gate stack samples differs from polySi/SiO 2 gate stack samples and the different model equation is depending on the location of trap and interacting region [13] . For the case that the trap is located in the interfacial layer and interacted with the channel electron, the model is given by
Fig . 7 shows the definition of the parameters. Especially, x T1 represents for the vertical position of trap in the interfacial layer. T OX 1 and " OX 1 are the thickness and permittivity of SiO 2 interfacial layer, respectively. And, T OX 2 and " OX 2 are the thickness and permittivity of HfO 2 layer.
From the information of x T1 , the lateral location of trap from the source edge (y T1 ) of trap can be extracted by using (5) .
As a final step, the difference between the conduction band energy of interfacial dielectric (E Cox1 ) and trap energy (E T1 ) can be calculated with (6) . Here, V C is the channel potential at the point y T1 and V C ¼ y T1 V DS =L eff . ' MS is the work function difference between TiN gate metal and Si substrate. C OX 1 is the gate capacitance originated by interfacial layer and , the trap located in SiO 2 interfacial layer and interacted with the channel electron [13] . Trap2 of sample4 and trap1 and 2 of sample5 are measured in this range. Thus, the (4), (5) and (6) is proper for these traps. As shown in Fig. 8(a) , however, positive slope was measured for the trap1 of sample4. If the slope is positive and under 12 V −1 , the trap is located in HfO2 area and the trapped electron come from gate electrode. The slope for the trap1 of sample4 is 1.77 V −1 . This means that the trap is located in HfO 2 area and interacted with the gate electrode. For this case, the model equations are given by
where, V C is the channel potential at the point y T2 and V C ¼ y T2 V DS =L eff . Fig. 8(b) shows the ratio of c and e vs. gate overdrive voltage for trap2 of sample4. The obvious gap between the extracted value of original and proposed method can be observed in Fig. 8(b) , compared with Fig. 5(a) . Fig. 9(a) and (b) show the whole extracted results for sample4 and the whole experimental results are arranged in Table II . Intuitively, it is a common assumption that the dependence between two traps exist when one trap placed next to the other trap. According to the experimental results of sample4, however, definite dependence is shown when one trap located sufficiently far from the other trap in high-k sample. The two traps of sample2 are located closely each other from the experimental results. However, the capture and emission process of two traps have weak dependency. The case of poly-Si/SiO 2 gate stack samples, the difference between original and proposed method is within a margin of error. The case of TiN/HfO 2 /SiO 2 gate stack samples, however, the difference is precise. Especially, the view point of energy level for trap2, the polySi/SiO 2 gate stack samples are the same as between the conventional and proposed method. However, sample4 and sample5 with respect to the two methods show a difference between 0.06 and 0.08, respectively. 
